## Wideband, Low Distortion, Differential Amplifier

The ISL55020 is fully differential wideband amplifier designed to drive differential ADCs. This device features a high drive capability of 100 mA , low operating quiescent current of 21 mA and operates with both single and dual supplies over a range of $4.5 \mathrm{~V}( \pm 2.25 \mathrm{~V})$ to $+12 \mathrm{~V}( \pm 6 \mathrm{~V})$. Key features include high impedance, full differential inputs and full differential or DC referenced complementary singleended outputs A wide bandwidth unity gain common mode (VCM) amplifier input is included to provide DC offset correction or common mode signal injection to the differential output.

The ISL55020 is available in the thermally-enhanced 16 Ld QFN package and is specified for operation over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. The ISL55020 has an $\overline{\mathrm{EN}}$ pin to disable the outputs.

## Ordering Information

| PART NUMBER <br> (Note) | PART <br> MARKING |  <br> REEL | PACKAGE <br> (Pb-Free) | PKG. <br> DWG. \# |
| :--- | :---: | :---: | :---: | :---: |
| ISL55020IRZ | 55020 IRZ | - | 16 Ld QFN | MDP0046 |
| ISL55020IRZ-T13 | 55020 IRZ | 13 " | 16 Ld QFN | MDP0046 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

## Features

- Fully differential current feedback amplifier
- High impedance differential inputs
- Differential output drives up to 100 mA from $\mathrm{a}+12 \mathrm{~V}$ supply
- Separate unity-gain common mode input (VCM)
- 300MHz bandwidth
- $1200 \mathrm{~V} / \mu \mathrm{s}$ Slewrate
- -73.3 dBc typical driver output distortion at $10 \mathrm{~V}_{\mathrm{PP}} ; 1 \mathrm{MHz}$
- -64.6 dBc typical driver output distortion at $10 \mathrm{~V}_{\mathrm{PP}} ; 4 \mathrm{MHz}$
- Low quiescent supply current of 21 mA
- Pb-free plus anneal available (RoHS compliant)


## Applications

- High Linearity ADC preamplifier
- Differential driver
- Wireless communication receiver
- Differential active filter


## Pinout

ISL55020
(16 LD QFN) TOP VIEW


| Absolute Maximum Ratings |  |
| :---: | :---: |
| V+ Voltage to Ground or V- | -0.3V to +13.2V |
| V - Voltage to Ground or $\mathrm{V}+$ | +0.3 V to -13.2V |
| IN+, IN-, FB+, FB-, VCM, EN Voltage | $\mathrm{V}-0.3 \mathrm{~V}$ to $\mathrm{V}++0.3 \mathrm{~V}$ |
| Current into any Input | 8mA |
| Continuous Output Current | 100mA |
| ESD Tolerance |  |
| Human Body Model | .3kV |
| Machine Model. | 200V |

V+ Voltage to Ground or V- . . . . . . . . . . . . . . . . . . . -0.3V to +13.2 V
V- Voltage to Ground or V+ . . . . . . . . . . . . . . . . . . . . . +0.3 V to -13.2V
IN+, IN-, FB+, FB-, VCM, EN Voltage . . . . . . . V- -0.3V to V+ +0.3V
Current into any Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8mA
.............................. 100mA

Human Body Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3kV
Machine Model. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200 V

## Thermal Information

Thermal Resistance
16 Ld QFN Package . . . . . . . . . . . . . . . . . . . . .
$\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
40

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad V_{S}=12 \mathrm{~V}, R_{F}=750 \Omega, R_{G}=1.5 \mathrm{k} \Omega, R_{L}=1 \mathrm{k} \Omega$ connected to mid supply, $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC PERFORMANCE |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Common Mode Offset Voltage |  | -38 | 15 | 38 | mV |
| $\Delta \mathrm{V}_{\text {OS }}$ | $V_{\text {OS }}$ Mismatch |  | -7 | 0.7 | 7 | mV |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{B}^{+}, \mathrm{I}^{-}}$ | Non-Inverting Input Bias Current |  | -7 |  | 7 | $\mu \mathrm{A}$ |
|  | Inverting Input Bias Current |  | -125 | 25 | 125 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{I}_{\mathrm{B}^{-}}$ | $\mathrm{I}_{\mathrm{B}}$ - Mismatch |  | -75 | 0 | 75 | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{N}}$ | Input Noise Voltage | $\mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz}$ |  | 9.8 |  | $\mathrm{nV} \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz}$ |  | 6.9 |  | $\mathrm{nV} \sqrt{ } \mathrm{Hz}$ |
| $i_{N}$ | Input Noise Current | $\mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz}$ |  | 6.6 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz}$ |  | 2.7 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| CMIR | Common Mode Input Range IN+, IN- |  | 2 |  | 10 | V |
| VCM |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{B}} \mathrm{VCM}$ | VCM Input Bias Current | $\mathrm{VCM}=5 \mathrm{~V}$ to 6 V | -7 |  | 7 | $\mu \mathrm{A}$ |
| VOS VCM | ((VOUT+) + (VOUT -))/2 | $\mathrm{VCM}, \mathrm{IN}+$, $\mathrm{IN}-=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | -150 |  | 150 | mV |
| VCM Av | Close Loop Gain | $\Delta \mathrm{VCM}=1 \mathrm{~V}, \mathrm{VCM}=5 \mathrm{~V}$ to 6 V | 0.87 | 0.95 | 1.03 | V/V |
| CMIR | Common Mode Input Range VCM |  | 2.3 |  | 9.7 | V |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| V ${ }_{\text {OUT }}$ | Loaded Output Swing (differential) | $\mathrm{V}_{\mathrm{S}}= \pm 6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ differential load | $\pm 4.8$ | $\pm 5.0$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ differential load | $\pm 1.05$ |  |  | V |
| IOUT | Output Current | $\mathrm{R}_{\mathrm{L}}=0 \Omega$ differential load |  | $\pm 150$ |  | mA |
|  |  | $R_{L}=50 \Omega$ differential load | $\pm 1.45$ |  |  | mA |
| SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{S}}$ | Supply Voltage | Single supply | 4.5 |  | 12 | V |
| $\mathrm{I}^{+}+\mathrm{ENABLE}$ | Positive Supply Current | All outputs at $0 \mathrm{~V}, \overline{\mathrm{EN}}=0 \mathrm{~V}$ | 14 | 21 | 28 | mA |
| IS- ENABLE | Negative Supply | All outputs at $0 \mathrm{~V}, \overline{\mathrm{EN}}=0 \mathrm{~V}$ | -28 | -21 | -14 | mA |
| IS+ DISABLE | Positive Supply Current | All outputs at $0 \mathrm{~V}, \overline{\mathrm{EN}}=5 \mathrm{~V}$ | 0.5 | 1.4 | 2.5 | mA |
| IS- DISABLE | Negative Supply | All outputs at $0 \mathrm{~V}, \overline{\mathrm{EN}}=5 \mathrm{~V}$ | -2.5 | -1.6 | 0.5 | mA |
| Ts | Thermal Shutdown Temperature | IC Junction Temperature |  | 185 |  | ${ }^{\circ} \mathrm{C}$ |
| Ts-hys | Thermal Shutdown Hysteresis | IC Junction Shutdown Hysteresis |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

Electrical Specifications $V_{S}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=750 \Omega, \mathrm{R}_{\mathrm{G}}=1.5 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ connected to mid supply, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC |  |  |  |  |  |  |
| $\mathrm{V}_{\text {INH }}$, EN | ENABLE High Level |  | 2 |  |  | V |
| $\mathrm{V}_{\text {INL }}, \overline{\mathrm{EN}}$ | ENABLE Low Level |  |  |  | 0.8 | V |
| linh, EN | Input Current, High | $\overline{\text { ENABLE }}=5 \mathrm{~V}$ | 180 | 250 | 320 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{INL}}$, EN | Input Current, Low | ENABLE $=0 \mathrm{~V}$ | -5 |  | +5 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {EN }}$ ON | Enable time, off to on | ENABLE $=5 \mathrm{~V}$ to 0 V |  | 12 |  | nS |
| tEN OFF | Disable time, on to off | ENABLE $=0 \mathrm{~V}$ to 5V |  | 250 |  | nS |
| $\mathrm{R}_{\mathrm{IN}}$ | IN+, IN- Input resistance disables state | $\mathrm{V}+=12 \mathrm{~V}$, Vin $=2 \mathrm{~V}$ to 10V, $\mathrm{ENABLE}=5 \mathrm{~V}$ | 1 |  |  | $\mathrm{M} \Omega$ |
|  |  | $\mathrm{V}+=4.5 \mathrm{~V}, \mathrm{Vin}=2 \mathrm{~V}$ to 4 V , $\overline{\mathrm{ENABLE}}=5 \mathrm{~V}$ | 1 |  |  | $\mathrm{M} \Omega$ |
| AC PERFORMANCE |  |  |  |  |  |  |
| BW | -3dB Bandwidth, single-ended output to GND (Figure 3) | $\begin{aligned} & \mathrm{A}_{\mathrm{VS}}=+2.5, \mathrm{R}_{\mathrm{F}}=750 \Omega, \mathrm{R}_{\mathrm{G}}=374 \Omega, \\ & \mathrm{RL}=100 \Omega \end{aligned}$ |  | 300 |  | MHz |
|  |  | $\begin{aligned} & A_{V S}=5, R_{F}=750 \Omega, R_{G}=169 \Omega, \\ & R L=100 \Omega \end{aligned}$ |  | 200 |  | MHz |
| THD, HD2, HD3 | THD, A = 2; Differential | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{p},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -63.8 |  | dBc |
|  |  | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}_{\text {P-P, }}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -73.3 |  | dBc |
|  |  | $\mathrm{f}=4 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -57.4 |  | dBc |
|  |  | $\mathrm{f}=4 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -62.4 |  | dBc |
|  | HD2, $A_{V}=2$; Differential | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -82.3 |  | dBc |
|  |  | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 77.6 |  | dBc |
|  |  | $\mathrm{f}=4 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -62.3 |  | dBc |
|  |  | $\mathrm{f}=4 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -64.6 |  | dBc |
|  | HD3, AV = 2; Differential | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -68.5 |  | dBc |
|  |  | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -83.5 |  | dBc |
|  |  | $\mathrm{f}=4 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -60.3 |  | dBc |
|  |  | $\mathrm{f}=4 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}_{\text {P-P, }}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | -67.7 |  | dBc |
| SR | Slew Rate, Single-ended | $\mathrm{V}_{\text {OUT }}$ from -3 V to $+3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 600 | 1200 |  | V/ $\mu \mathrm{s}$ |

## Typical Performance Curves



FIGURE 1. SINGLE-ENDED GAIN vs FREQUENCY vs $R_{L}$


FIGURE 3. CLOSED LOOP GAIN vs FREQUENCY


FIGURE 5. SINGLE-ENDED GAIN vs FREQUENCY vs $\mathbf{R}_{\mathbf{F}} / \mathbf{R}_{\mathbf{G}}$


FIGURE 2. SINGLE-ENDED GAIN vs FREQUENCY vs $C_{L}$


FIGURE 4. SINGLE-ENDED GAIN vs FREQUENCY vs $V_{S}$


FIGURE 6. VCM GAIN vs FREQUENCY vs $R_{L}$

Typical Performance Curves (Continued)


FIGURE 7. VCM GAIN vs FREQUENCY vs CL


FIGURE 9. PSRR- vs FREQUENCY vs $\mathrm{V}_{\mathrm{S}}$


FIGURE 11. INPUT OFF ISOLATION GAIN vs FREQUENCY SINGLE-ENDED


FIGURE 8. PSRR+ vs FREQUENCY vs $\mathrm{V}_{\mathrm{S}}$ (DUAL SUPPLIES)


FIGURE 10. PSRR+ vs FREQUENCY vs $\mathrm{V}_{\mathrm{S}}$ (SINGLE SUPPLY)


FIGURE 12. VCM OFF ISOLATION vs FREQUENCY - SINGLEENDED

Typical Performance Curves (Continued)


FIGURE 13. SMALL SIGNAL STEP RESPONSE


FIGURE 15. SMALL SIGNAL STEP RESPONSE - VCM TO $V_{\text {OUT }}$


FIGURE 14. LARGE SIGNAL STEP RESPONSE


FIGURE 16. LARGE SIGNAL STEP RESPONSE - VCM TO VOUT


FIGURE 17. ENABLE TO OUTPUT DELAY

Pin Descriptions

| PIN NUMBER | PIN NAME | EQUIVALENT CIRCUIT | PIN FUNCTION |
| :---: | :---: | :---: | :---: |
| 1, 6, 9, 12, 15 | NC |  | No connect; grounded for best AC performance |
| 2 | FB+ | Circuit1 | Feedback from non-inverting output |
| 3 | $\mathrm{IN}+$ | Circuit 1 | Non-inverting input |
| 4 | GND | Circuit 4 | Ground |
| 5 | VCM | Circuit 1 | Reference input, sets common-mode output voltage with $\mathrm{AV}=1$. Must be st to $\mathrm{V}+/ 2$ for single supply applications |
| 7 | V- | Circuit 4 | Negative supply. Must be connected to GND for single supply operation |
| 8 | $\overline{\mathrm{EN}}$ | Circuit 2 | Enable pin with internal pull-down; Logic "1" selects the disabled state; Logic "0" selects the enabled state |
| 10 | IN- | Circuit 1 | Inverting input |
| 11 | FB- | Circuit 1 | Feedback from inverting output |
| 13 | OUT- | Circuit 3 | Inverting output |
| 14 | V+ | Circuit 4 | Positive supply |
| 16 | OUT+ | Circuit 3 | Non-inverting output |
| Thermal Pad |  | Circuit 5 | Pack thermal pad electrically connected to IC substrate - must be connected to most negative voltage applied to the IC |
| CIRCUIT 1 <br> CIRCUIT 2 <br> CIRCUIT 3 |  |  |  |
| V+ <br> GND <br> V- | CIRCUIT 4. | $\square$ | THERMAL HEAT SINK PAD <br> V- <br> CIRCUIT 5 |



FIGURE 18. BASIC APPLICATION CIRCUIT

## Description of Operation and Application Information

## Product Description

The ISL55020 is a full differential Current Feedback Amplifier (CFA) featuring wide bandwidth and low power. The device contains a pair of high impedance differential inputs and a pair of differential outputs. It can be used in any combination of single/differential ended input/output configurations. A wide bandwidth unity gain, common mode amplifier with a $100 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth (Figure 6) is included to provide DC offset correction or common mode signal injection to the differential output. The ISL55020 is internally compensated for single-ended closed loop gain ( $\mathrm{A}_{\mathrm{VS}}$ ), differential closed gain ( $\mathrm{A}_{\mathrm{VD}}$ ) of 2, or greater. Connected in differential gain of 5 (single ended gain of $\pm 2.5$ and driving a $200 \Omega$ differential load, the ISL55020 has a 3dB bandwidth of 300 MHz . Driving a $200 \Omega$ differential load at gain of 10 , the bandwidth is about 200 MHz (Figure 3). The ISL55020 is available with a power down feature ( $\overline{\mathrm{EN}}$ ) to reduce the power while the amplifier is disabled.

## Input, Output, and Supply Voltage Range

The ISL55020 is designed to operate with dual supplies over a range of $+/-2.25 \mathrm{~V}$ to $+/-6 \mathrm{~V}$ and can also operate with a single supply over the range of 4.5 V to 12 V . For single supply operation, the $V$ - and GND pins must be connected together as close to the device as possible. The amplifiers have an input common mode voltage range from -4.3 V to 3.4 V when operated from $\pm 5 \mathrm{~V}$ supplies. The differential mode input range (DMIR) between the two inputs is from 2.3 V to +2.3 V . The input voltage range at the VCM pin is from -3.3 V to 3.7 V . If the input common mode or differential
mode signal is outside the above-specified ranges, the output signal will be distorted.

The output of the ISL55020 can swing from -3.8 V to +3.8 V at $100 \Omega$ differential load at $\pm 5 \mathrm{~V}$ supply. As the load resistance becomes lower, the output swing is reduced.

## Single-ended, Differential and Common Mode Gain Settings

The ISL55020 can be used as a single/differential ended to differential/single converter. The voltage applied at VCM pin sets the output common mode voltage and the common mode gain is fixed at gain is one ( $A_{V C M}=1$ ).
The output differential voltage is given by the following:
$\mathrm{V}_{\mathrm{OD}}=\left(\mathrm{V}_{\mathrm{IN}+}-\mathrm{V}_{\mathrm{IN}}\right) \times\left(1+2 \mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{G}}\right)$

Where:
$\mathrm{R}_{\mathrm{F} 1}=\mathrm{R}_{\mathrm{F} 2}=\mathrm{R}_{\mathrm{F}}$
The differential output gain (AvD) is defined by the feedback resistors according to the following
$A_{V D}=1+2 R_{F} / R_{G}$

The single ended output voltage ( $\mathrm{V}_{\mathrm{OS}}$ ) contains a common mode component ( $\mathrm{V}_{\mathrm{CM}}$ ) and a differential mode component equal to one-half the differential output $\left(\mathrm{V}_{\mathrm{OD}} / 2\right)$., and is given by the following:
$\mathrm{V}_{\mathrm{OS}}=\mathrm{V}_{\mathrm{OD}} / 2+\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{CM}}+\left(\mathrm{V}_{\mathrm{IN}+}-\mathrm{V}_{\mathrm{IN}}\right) \times\left(0.5+\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{G}}\right)$
and the single-ended gain becomes:
$A_{V S}=0.5+R_{F} / R_{G}$

## Feedback Resistor, Gain Bandwidth Product and Stability Considerations (See Figure 18-Basic Application Schematic)

For gains greater than 1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes lower in frequency, the amplifier's phase margin is reduced. Excessive parasitic capacitance at the input will cause excessive ringing in the time domain and peaking in the frequency domain. High feedback resistor values have the same effect, and therefore should be kept as low as possible. Figure 5 shows the gain-peaking effect of using higher feedback resistor values. Feedback resistor $\mathrm{R}_{\mathrm{F}}$ has some maximum value that should not be exceeded for optimum performance.
Unlike voltage feedback (VFA) amplifier topologies that exhibit constant gain-bandwidth product, CFA amplifiers maintain high bandwidth at gains high greater than 1. Figure 3 illustrates the nearly constant bandwidth from a single-ended gain ( $\mathrm{A}_{\mathrm{VS}}$ ) of 2.5 to 5 , and only a slight reduction out to a $A_{V S}$ of 50 . For the gains other than 1, optimum response is obtained with $R_{F}$ between $500 \Omega$ to $1 \mathrm{k} \Omega$.

The high impedance inputs $\mathrm{IN}+$ and IN - are sensitive parasitic capacitance and inductance. To ensure input stability, a small value resistor ( $200 \Omega$ recommended) should be placed as close to the device $\operatorname{IN}+$ and $\operatorname{IN}$ - pins as possible.

## Driving Capacitive Loads and Cables

Excessive output capacitance also contributes to gain peaking (Figure 2) and high overshoot in pulse applications. For PC board layouts requiring long traces at the output, a small series resistor (Figure $17-\mathrm{R}_{\mathrm{S}_{+}}$, $\mathrm{R}_{\mathrm{S}}$ usually between $5 \Omega$ to $50 \Omega$ ) should be inserted as close to the device output pin as possible to each to minimize peaking,. The resultant gain error should be compensated with an appropriate adjustment of $\mathrm{R}_{\mathrm{G}}$.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor ( $\mathrm{R}_{\mathrm{S}}$ ) at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

## Disable/Power-Down

The ISL55020 can be disabled with it's outputs in a high impedance state. The turn off time is about 250 nS and the turn on time is about 12nS (Figure 17). When disabled, the amplifier's supply current is reduced to 1.4 mA for $\mathrm{I}^{+}$and 1.6 mA for $\mathrm{I}_{\mathrm{S}}$ - typically. The amplifier's power down can be controlled by standard ground-referenced CMOS signal levels at the $\overline{\mathrm{EN}} \mathrm{pin}$. V.

## Output Drive Capability

The ISL55020 has no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.internal short circuit protection.

## Power Dissipation

With the high output drive capability of the ISL55020, It is possible to exceed the $+150^{\circ} \mathrm{C}$ absolute maximum junction temperature under certain load current conditions.
Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

A thermal shutdown circuit is included that implements a thermal shutdown if the junction temperature exceeds $\sim+185^{\circ} \mathrm{C}$. The thermal shutdown includes thermal hysteresis of $\sim+15^{\circ} \mathrm{C}$. The thermal shutdown feature is designed to protect the device during accidental overload conditions and continuous operation at junction temperatures greater than $+150^{\circ} \mathrm{C}$ should never be allowed.

The maximum power dissipation allowed in a package is determined according to:
$P D_{\text {MAX }}=\frac{T_{J M A X}-T_{\text {AMAX }}}{\Theta_{\text {JA }}}$
Where:
$\mathrm{T}_{\text {JMAX }}=$ Maximum junction temperature
$\mathrm{T}_{\text {AMAX }}=$ Maximum ambient temperature
$\theta_{\mathrm{JA}}=$ Thermal resistance of the package
The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

$$
\mathrm{PD}=\mathrm{V}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{SMAX}}+\mathrm{V}_{\mathrm{S}} \times \frac{\Delta \mathrm{V}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{LD}}}
$$

Where:
$\mathrm{V}_{\mathrm{S}}=$ Total supply voltage
$I_{\text {SMAX }}=$ Maximum quiescent supply current per channel
$\Delta \mathrm{V}_{\mathrm{O}}=$ Maximum differential output voltage of the application
$R_{L D}=$ Differential load resistance
L LOAD $=$ Load current
By setting the two $P_{\text {MAX }}$ equations equal to each other, we can solve the output current and $R_{L D}$ to avoid the device overheat.

## Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as sort as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V - pin is connected to the ground plane, a single $4.7 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor from $\mathrm{V}+$ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the $V$ - pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com

## QFN (Quad Flat No-Lead) Package Family



TOP VIEW


BOTTOM VIEW


MDP0046
QFN (QUAD FLAT NO-LEAD) PACKAGE FAMILY
(COMPLIANT TO JEDEC MO-220)

| SYMBOL | QFN44 | QFN38 | QFN32 |  | TOLERANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.90 | 0.90 | 0.90 | 0.90 | $\pm 0.10$ | - |
| A1 | 0.02 | 0.02 | 0.02 | 0.02 | $+0.03 /-0.02$ | - |
| b | 0.25 | 0.25 | 0.23 | 0.22 | $\pm 0.02$ | - |
| c | 0.20 | 0.20 | 0.20 | 0.20 | Reference | - |
| D | 7.00 | 5.00 | 8.00 | 5.00 | Basic | - |
| D2 | 5.10 | 3.80 | 5.80 | $3.60 / 2.48$ | Reference | 8 |
| E | 7.00 | 7.00 | 8.00 | 6.00 | Basic | - |
| E2 | 5.10 | 5.80 | 5.80 | $4.60 / 3.40$ | Reference | 8 |
| e | 0.50 | 0.50 | 0.80 | 0.50 | Basic | - |
| L | 0.55 | 0.40 | 0.53 | 0.50 | $\pm 0.05$ | - |
| N | 44 | 38 | 32 | 32 | Reference | 4 |
| ND | 11 | 7 | 8 | 7 | Reference | 6 |
| NE | 11 | 12 | 8 | 9 | Reference | 5 |


| SYMBOL | QFN28 | QFN24 | QFN20 |  | QFN16 | TOLER- <br> ANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.90 | 0.90 | 0.90 | 0.90 | 0.90 | $\pm 0.10$ | - |
| A1 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | $+0.03 /$ <br> -0.02 | - |
| b | 0.25 | 0.25 | 0.30 | 0.25 | 0.33 | $\pm 0.02$ | - |
| c | 0.20 | 0.20 | 0.20 | 0.20 | 0.20 | Reference | - |
| D | 4.00 | 4.00 | 5.00 | 4.00 | 4.00 | Basic | - |
| D2 | 2.65 | 2.80 | 3.70 | 2.70 | 2.40 | Reference | - |
| E | 5.00 | 5.00 | 5.00 | 4.00 | 4.00 | Basic | - |
| E2 | 3.65 | 3.80 | 3.70 | 2.70 | 2.40 | Reference | - |
| e | 0.50 | 0.50 | 0.65 | 0.50 | 0.65 | Basic | - |
| L | 0.40 | 0.40 | 0.40 | 0.40 | 0.60 | $\pm 0.05$ | - |
| N | 28 | 24 | 20 | 20 | 16 | Reference | 4 |
| ND | 6 | 5 | 5 | 5 | 4 | Reference | 6 |
| NE | 8 | 7 | 5 | 5 | 4 | Reference | 5 |

Rev 10 12/04
NOTES:

1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Tiebar view shown is a non-functional feature.
3. Bottom-side pin \#1 I.D. is a diepad chamfer as shown.
4. N is the total number of terminals on the device.
5. NE is the number of terminals on the " $E$ " side of the package (or Y-direction).
6. ND is the number of terminals on the " $D$ " side of the package (or X-direction). ND = (N/2)-NE.
7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.
8. If two values are listed, multiple exposed pad options are available. Refer to device-specific datasheet.

[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

